

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
1 March 2001 (01.03.2001)

PCT

(10) International Publication Number
WO 01/15220 A1

(51) International Patent Classification⁷: H01L 21/768,
23/532, 21/285, C23C 16/00

MAEX, Karen [BE/BE]; Arnoud Rulenslaan 31, B-3020
Herent (BE). ELERS, Kai-Erik [FI/FI]; Harkavaljakontie
7A3, FIN-00750 Helsinki (FI). SAANILA, Ville, Antero
[FI/FI]; Tupavuori 6C27, FIN-00570 Helsinki (FI). SOINI-
NEN, Pekka, Juha [FI/FI]; Haltijatontuntie 21A1, FIN-
02200 Espoo (FI). HAUKKA, Suvi, P. [FI/FI]; Kymintie
42A, FIN-00560 Helsinki (FI).

(21) International Application Number: PCT/US00/23252

(74) Agent: DELANEY, Karoline, A.; Knobbe, Martens, Olson & Bear, LLP, 620 Newport Center Drive, 16th floor, Newport Beach, CA 92660 (US).

(22) International Filing Date: 24 August 2000 (24.08.2000)

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, CZ (utility model), DE, DE (utility model), DK, DK (utility model), DM, DZ, EE, EE (utility model), ES, FI, FI (utility model), GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (utility model), SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(25) Filing Language: English

(26) Publication Language: English

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian

(30) Priority Data:

60/150,486 24 August 1999 (24.08.1999) US
60/159,799 15 October 1999 (15.10.1999) US
60/176,944 18 January 2000 (18.01.2000) US


(71) Applicant (for all designated States except US): ASM
AMERICA, INC. [US/US]; 3440 East University Drive,
Phoenix, AZ 85034-7200 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): SATTA, Alessandra [IT/BE]; Kardinaal Mercierlaan 8/2, B-3001 Leuven (BE).

[Continued on next page]

(54) Title: METHOD FOR BOTTOMLESS DEPOSITION OF BARRIER LAYERS IN INTEGRATED CIRCUIT METALLIZATION SCHEMES



WO 01/15220 A1

(57) Abstract: Methods are disclosed for selective deposition on desired materials. In particular, barrier materials are selectively formed on insulating surfaces, as compared to conductive surfaces. In the context of contact formation and trench fill, particularly damascene and dual damascene metallization, the method advantageously lines insulating surfaces (12, 13) with a barrier material (26). The selective formation allows the deposition to be "bottomless", thus leaving the conductive material (20) at a via bottom (10) exposed for direct metal-to-metal contact when further conductive material (18) is deposited into the opening (22) after barrier formation on the insulating surfaces (12, 13). Desirably, the selective deposition is accomplished by atomic layer deposition (ALD), resulting in highly conformal coverage of the insulating sidewalls (12, 13) in the opening.



patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

— Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

Published:

— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

**METHOD FOR BOTTOMLESS DEPOSITION OF BARRIER LAYERS IN INTEGRATED
CIRCUIT METALLIZATION SCHEMES**

Field of the Invention

The method relates generally to integrated circuit processing and fabrication and, more particularly, to metal 5 interconnect structures and the deposition of barrier layers in a selective way.

Background of the Invention

The ongoing focus on miniaturization and the increasing complexity and speed requirements of integrated circuits demand continuously higher density integration. To achieve this, there is an ongoing downscaling in the dimensions of the active devices, as well as of the structures interconnecting these devices. These interconnect 10 structures can comprise multiple metal levels which are, depending on the desired interconnect pattern, either separated from one another by means of interlevel insulating layers or connected to one another by means of a conductive connection through the insulating layer. Besides this downscaling of the dimensions, additional measures are required to be able to meet the stringent speed specifications. Conventionally, the metal levels are aluminum (Al) layers while the insulating layers are oxide layers. In order to reduce the signal delay, one can choose a metal layer 15 with a higher conductivity compared to aluminum and/or choose insulating layers with a lower dielectric constant compared to oxide layers. To meet these objectives copper-containing metal layers and/or copper-containing connections will be introduced in the near future.

The use of copper (Cu) in interconnect structures has some commonly known disadvantages. Cu can have a high diffusion in the surrounding insulating layers, which negatively affects the reliability and the signal delay. Several 20 solutions have been proposed to solve this problem. Materials such as refractory metals have been used as a barrier layer to prevent copper from migrating into the surrounding layers.

The currently used technique inhibits the migration of copper ions in the surrounding layers by depositing a barrier layer in a non-selective way. Figure 1 illustrates the resulting structure. The conductive bottom surfaces 10 as well as the insulating sidewalls 12 (which include the trench floors 13) of the opening in an insulating layer 14 are 25 covered with a barrier material 16. In case of chemical vapor deposition (CVD), the barrier 16 is conformally deposited. In case of physical vapor deposition (PVD), the coverage of the vertical walls and the bottom of the opening is thinner compared to the coverage of the top of the structure. However, the ratio between vertical and horizontal coverage can be tuned to a certain extent by modifying the process parameters like deposition power, the bias of deposition, etc.

Several problems are related to the deposition of barrier layers. Since the barrier layer is deposited on both 30 the insulating sidewalls 12 and the conductive bottom wall 10 of an opening in an insulating layer 14, 15, the occurrence of a barrier layer on the bottom wall 12 causes several inconveniences. When the opening is filled with a metal 18, the barrier layer 16 between the overlying metal 18 and the underlying metal 20 has a detrimental effect on the electromigration behavior of the structure, since the barrier 16 serves as a flux divergence point for the electrons. Consequently, a discontinuity for the metal atoms occurs with electromigration during subsequent circuit operation.

The presence of the barrier layer 16 on the bottom surface 10 of an opening in an insulating layer creates additional inconveniences. Since the adhesion between the barrier layer 16 and the underlying conductive layer 20 is not always good, the current flowing between the different conductive levels will be influenced, having a negative impact on the reliability and the resistivity of the conductive path.

- 5 In U.S. Patent No. 5,904,565, a direct copper-to-copper connection between different levels in an integrated circuit is disclosed. In a first step, a barrier layer is conformally deposited into the via. In a second step, the barrier layer covering the lower copper level is selectively removed by anisotropically etching. The barrier covering the vertical sidewalls remains. This method implies a more complex process with more process steps than conventional barrier formation, which causes additional difficulties by implementation. Furthermore, the cost will increase.
- 10 Consequently, a need exists for a method of forming a direct metal-to-metal contact by selectively depositing a barrier layer on the insulating surfaces of an opening formed in an insulating layer, such that superior conductive behavior of the metal levels in an integrated circuit (IC) can be obtained.

Summary of the Invention

Methods are described herein for selectively depositing a material, particularly a barrier material, on a 15 substrate. The method selectively provides the material on a first surface while leaving a second surface exposed, where the first and second surfaces differ in material composition. Preferably, the method involves conditioning the first surface to form ligands thereon, and thereafter depositing the barrier layer on the conditioned first surface while avoiding depositing on the second surface.

Desirably, the first surface is of an insulating layer and the second surface is of a conductive layer. More 20 particularly, in the preferred embodiments, a method is described for depositing a barrier layer on part of the sidewalls of an opening passing through at least an insulating layer to a layer consisting essentially of a conductive material is described. This method comprises creating the opening in the insulating layer, conditioning at least insulating sidewalls of the opening to form ligands on these insulating sidewalls, and thereafter depositing the barrier layer on the insulating sidewalls while avoiding deposition of the barrier layer on conductive sidewalls.

25 In accordance with one aspect of the invention, the method comprises removal of ligands formed on the second surface after conditioning.

In accordance with another aspect of the invention, conditioning results in modification (e.g., chemical or physical modifications) of the first and second surfaces, followed by further modification of the conditioned second surface. The further modification can comprise removal of the conditioning modifications, or converting the 30 conditioning modifications into growth-blocked surface formations. Exemplary further modification includes: heating in a reducing ambient; plasma treatment in a reducing ambient; heating under vacuum or high pressure; or chemical treatment, such as cleaning or a chemical reduction. Alternatively, modification of the second surface can comprise formation of growth-blocking or sacrificial layers, prior to or after the conditioning of first surface.

In an embodiment of this invention, said conditioning is a chemical reaction between chemical molecules 35 being part of said sidewalls of said opening consisting of insulating material and an appropriate atmosphere such that

ligands on said sidewalls of said opening are formed. Conditioning can also comprise a chemical reaction between said sidewalls of said opening consisting of said conductive material and an appropriate atmosphere such that ligands on said sidewalls of said opening are formed. Said conditioning can comprise also an additional step being characterized in that said ligands formed on said sidewalls consisting essentially of conductive material are removed.

5 In accordance with one aspect of the invention, depositing the barrier layer is performed by atomic layer deposition.

In accordance with one aspect of the invention, the opening created in the insulating layer is a via hole, a contact hole or a trench.

10 In accordance with one aspect of the invention, the insulating material can be silicon dioxide, silicon nitride, silicon oxynitride, a low-k material or a porous material with a low dielectric constant.

In accordance with one aspect of the invention, the ligands are selected from hydroxyl, cyano, NH_2 , NH , fluoro, bromo, iodo, chloro, methyl, alkoxo, β -diketonato, isopropoxo and other carbon-containing groups.

In accordance with one aspect of the invention, the conductive material can be copper, aluminum, tungsten, cobalt, silver, gold, platinum, palladium, iridium, rhodium or ruthenium.

15 In accordance with one aspect of the invention, the barrier layer comprises a material selected from the group consisting of nitrides of refractory metals and silicon, carbides of refractory metals and silicon, borides of refractory metals and silicon, phosphides of refractory metals and silicon and oxynitrides of refractory metals and silicon. Particular examples include materials selected from the group consisting of Co, Ta, Ti, TiN, TaN, Si_3N_4 , W_xN , Hf_xN , Mo_xN and/or compounds thereof.

20 Brief Description of the Drawings

These and other aspects of the invention will be readily understood from the detailed description below and from the appended drawings, which are meant to illustrate and not to limit the invention, and in which:

Figure 1 is a schematic cross-section of a dual damascene structure in an integrated circuit metallization scheme, including a non-selective barrier;

25 Figure 2 is a schematic cross-section of a dual damascene structure including a selective barrier, in accordance with the preferred embodiments of the present invention;

Figure 3 is a schematic cross-section of a partially fabricated dual damascene structure, showing selective conditioning of insulating surfaces in accordance with an intermediate stage of fabrication, in accordance with the preferred embodiments; and

30 Figure 4 is an exemplary gas flow diagram for depositing a barrier layer, in accordance with a preferred embodiment of the present invention.

Detailed Description of the Preferred Embodiment

Methods for depositing a layer, preferably a barrier layer, on a substrate are described herein. The substrate includes at least a first surface and a second surface, which differ in material composition. The method preferably includes conditioning at least one of the surfaces to form ligands on the conditioned surface and thereafter depositing

a barrier layer on the conditioned surface while avoiding deposition on the non-conditioned surface. Conditioning, as used herein, prepares the surface for further deposition, and in the illustrated embodiment involves making the surface susceptible to an atomic layer deposition (ALD) process to form the desired barrier layer. In contrast, the non-conditioned surface is substantially insensitive to the ALD process for the desired barrier layer. The "non-conditioned" 5 surface can be achieved by failure to condition this surface or by further modification of conditioning on this surface.

While illustrated in the context of selective barrier deposition during dual damascene metallization, the skilled artisan will readily find application for the principles and advantages disclosed herein in other contexts, particularly where selective deposition is desired with high step coverage. The invention has particular utility for depositing selectively on one of insulating and conductive materials, as compared to the other of insulating and conductive 10 materials.

The preferred method includes selectively depositing a barrier layer on first sidewalls of an opening passing through an insulating layer formed on a substrate, and exposing a second sidewall. The first sidewalls are defined as the sidewalls of the opening consisting essentially of the insulating material. The second sidewalls are the sidewalls of the opening consisting essentially of a conductive material. This method provides a direct contact between the 15 different conductive levels in an integrated circuit metallization scheme. Since the barrier layer between the conductive levels has a detrimental effect on the electromigration behavior of the structure, the formation of this barrier layer will be avoided over the second sidewalls.

As noted, a particular object of the preferred embodiments relates to selectively depositing a barrier layer, thereby avoiding the problem of covering a metal layer with a barrier in ultra large scale integration (ULSI) 20 metallization. Damascene technology allows building up horizontal metal patterns as well as vertical metal connections. These connections are required in order to be able to provide a conductive connection between two horizontal metal patterns being processed in an IC. To provide such a connection, usually first openings have to be formed in the insulating layer or in the stack of insulating layers between two different conductive levels. An example of such opening is a trench, a contact hole or a via hole. This opening is filled with the appropriate metal in a 25 subsequent step, such that a vertical connection is realized between two different horizontal conductive levels. To prevent diffusion of the metal in the surrounding insulating layer, a diffusion barrier layer is deposited in the opening before depositing the metal.

With reference to Figure 2 (resultant structure) and Figure 3 (mid-process), wherein like reference numerals are employed to reference like parts as in Figure 1, the invention is illustrated in the context of integrated circuit 30 metallization. In a ULSI metallization scheme, and more particularly in the damascene approach, horizontal as well as vertical metal connections are formed in surrounding insulating layers 14 and 15. These vertical metal connections are required in order to be able to provide a conductive connection between two horizontal conductive levels. In dual damascene processing, the vertical connection is formed simultaneously with an upper horizontal connection. It will be understood, of course, that the terms "horizontal" and "vertical" as used herein refer only to relative orientations,

conventionally used in the art for orientations as they would be if the wafer or chip were horizontal with the devices facing up.

To provide such a connection, first an opening 22 is created in insulating layer(s) 14, 15 formed on a substrate. In the illustrated dual damascene context, the opening 22 includes a trench formed in an upper insulating layer 15, as well as a contact via formed at a discrete location along the trench in a lower insulating layer 14. The skilled artisan will appreciate that, in other arrangements, the opening can comprise a contact via alone or a trench alone.

The opening 22 can be created in the insulating layer(s) 14, 15 by using a hard mask layer on top of the insulating layer(s) 14, 15, among other techniques. The hard mask layer can be, but is not limited to, silicon carbide. 10 The opening 22 in the insulating layer 14, 15 is adjacent to and exposes the conductive layer 20. In state of the art chip designs, the opening 22 will typically have a high aspect ratio, i.e., > 2:1, often > 4:1. The opening can also be for larger features, e.g., an opening with a linewidth greater than 5 μ m, such as a bonding path or a capacitor.

The opening 22 has first sidewalls 12 and second sidewalls 10. The first sidewalls 12 are defined as the sidewalls of the opening 22 consisting essentially of an insulating material, including "vertical" portions and 15 "horizontal" trench floors 13. The second sidewalls 10 are the sidewalls of the opening 22 consisting essentially of a conductive material, shown at the bottom of the opening 22 in the illustrated embodiment. The insulating layer(s) can be a form of silicon dioxide, silicon nitride, silicon oxynitride, a low-k polymer or a porous material with a low dielectric constant. The insulating layer(s) can also be covered with a material such as silicon carbide, silicon nitride or any other inorganic insulating material. The substrate can be partly processed or a pristine wafer or a slice of semiconducting 20 material, e.g. a glass slice, or a conductive material. The substrate can comprise a patterned conductive layer. Particularly, in case said substrate is a partly processed wafer or slice; at least a part of the active and/or passive devices can already be formed and/or at least a part of the structures interconnecting these devices can be formed.

The opening 22 in the insulating layer(s) 14, 15 can be created by lithography and subsequently by etching the patterned structure. Etching can be dry etching or wet etching, but preferably dry etching. The composition of the 25 etch plasma depends on the characteristics of the insulating material.

In a subsequent step, the opening is preferably cleaned by techniques known in the art.

The sidewalls of the opening 22 are conditioned such that chemical ligands are formed on the first sidewalls 12 of the opening 22. Said chemical ligands are chemical groups or atoms covalently bound to the chemical molecules of the insulating material 22. Conditioning can be a chemical reaction occurring by exposing the substrate and thus 30 the first sidewall to the air or to a dedicated atmosphere such that the chemical composition of the sidewalls is modified, i.e. chemical. Conditioning can also be a chemical reaction from exposing the substrate, and thus the first sidewall 12, to a wet ambient, such as water vapor or a cascade water rinse. Alcohols can also provide suitable conditioning for subsequent deposition.

In some arrangements, conditioning can also mean that no exposure to the air or to a dedicated atmosphere 35 is necessary because the insulating layer can be chosen such that the chemical ligands are already present on the

sidewalls of the opening before exposing the cleaned opening to the air. Examples of such naturally conditioned insulating layers include oxide-containing layers. The dedicated atmosphere can also be part of the etching ambient when the openings 22 are created. In this manner, the first sidewalls 12 are conditioned in-situ during etching, which the bottom or second sidewalls 10 is etched clean. Modifications of the second sidewall 10 can be removed during

5 etching.

Chemical ligands are chemical groups or atoms chosen such that they can be selectively replaced by a chemical reaction with another chemical group or chemical molecule present in the atmosphere during at least initial stages of subsequent deposition of the barrier layer. These chemical ligands (and exemplary source fluids for them) include, but are not limited to, hydroxyl (moisture and alcohols), cyano (HCN), NH₂ (NH₃ and N₂H₄), NH (NH₃), fluoro 10 (fluorine), bromo (bromine), iodo (iodine), chloro (chlorine), methyl (organics), alkoxo (alcohol), β -diketonato (β -diketonato), isopropoxo (isoproxide) and other carbon-containing groups. It will be understood that the source fluids can generally be ionized and provided to the substrate in radical form for more ready attachment of the ligands. The chemical ligands are preferably formed on the first sidewalls 12 (including trench floors 13), consisting of insulating materials in the illustrated embodiment. Figure 3 show hydroxyl ligands formed only on the insulating first surfaces 12 15 (including trench floors 13).

Depending on the characteristics of the conductive material, the chemical ligands can also be formed on the second sidewall 10 of the opening 22. In this case, the chemical ligands are desirably selectively removed from the second sidewall 10 of the opening 22. Such selective removal can include, but is not limited to, a moderate heating of the substrate in a reducing ambient or a plasma treatment in a reducing ambient. Advantageously, due to differences 20 in the binding force between the conditioning ligands and different materials, it is generally easier (i.e., requires less energy) to remove ligands from metals such as copper, silver, gold and platinum than it is to remove the same ligands from insulating material.

The layer of conductive material on the second sidewall 10 in contact with the air or another atmosphere can also be modified. This modification can be a chemical reaction such as oxidation or a physical modification such as 25 adsorption of substances. Modification can comprise, for example, forming a blocking layer on the second surface 10 that either does not react with the subsequent deposition chemistries, or results in much slower deposition than over the first surface. As a non-limiting example, -SiX_n ligands (where X = F, Cl, Br or I and n = 1, 2 or 3) can be formed with a step of exposure to a silicon halide, which can be a pulse of silicon halide source gas prior to barrier deposition. These blocking ligands more readily form, for example, over oxide at the second surface (e.g., native oxide or oxide 30 formed during the conditioning of the first surface) than over insulating walls of the first surface.

Another exemplary modification of the second surface comprises formation of a sacrificial layer over the second surface. As a non-limiting example, a tungsten oxide layer (WO₃) can be formed over the second surface prior to barrier layer formation. If the barrier layer comprises tungsten nitride (WN), formed by ALD from alternating pulses of WF₆ and NH₃, the sacrificial layer can be slowly etched away during the WN deposition, and particularly during the 35 WF₆ pulse as indicated below:



- Any modified layer (e.g., growth-blocking layer or any remainder of a sacrificial layer) is preferably removed after barrier formation and prior to further deposition (e.g., copper fill). Depending upon the material, removal of the modification can include a heating of the substrate under vacuum or high pressure or a chemical treatment such as a
- 5 cleaning step, a chemical reduction, a selective etch, or a timed wet etch. Note that, depending upon the characteristics of the conductive materials 18, 20 already formed and to be formed in subsequent steps, the modified layer does not necessarily have to be removed in a dedicated process step but can sometimes be removed during further processing. For example, while filling or lining the opening 22 with the conductive material 18, as will be appreciated from the discussion below, surface modifications can be naturally removed.
- 10 In a further step, a barrier layer 26 is selectively deposited on the first sidewalls 12 of the opening 22. The barrier layer 26 is essentially not formed on the second sidewall 10 of the opening 10; i.e. the surface of the underlying conductive layer 20 is not covered with a barrier layer. In the preferred embodiment, no ligands are formed on said second sidewall 10 that consists essentially of conductive material and deposition accordingly does not take place. The specific chemical structure of the insulating layer, i.e. the presence of chemical ligands, allows a selective
- 15 deposition of the barrier layer. The chemical ligands present on the first sidewall 12 will react with the atoms or molecules present in the deposition atmosphere. The chemical atoms or molecules present on the second sidewall 10 of the opening will not react with the atoms or molecules present in the deposition atmosphere. The deposition atmosphere is a chemical solution, vapor or gas consisting essentially of chemical compounds necessary for formation of the barrier layer. As a consequence, a selective deposition of the barrier layer 26 on the first sidewalls 12 of the
- 20 opening 22 is obtained.

- The barrier layer 26 is preferably deposited by Atomic Layer Deposition (ALD). ALD is based on the exchange of chemical molecules or atoms between a material and a deposition atmosphere by atomic layer film deposition. The exchange of chemical molecules or atoms is a chemical reaction. The layer 26 is built up in sequential steps wherein each step involves the formation of one atomic layer by a chemical reaction or adsorption. The barrier layer 26
- 25 consists of a material that prevents the diffusion of metal ions in the surrounding insulating layer(s) 14, 15. The barrier layer 26 can be, but is not limited to, a material selected from the group consisting of refractory metals, nitrides of refractory metals and silicon, carbides of refractory metals and silicon, borides of refractory metals and silicon, phosphides of refractory metals and silicon and oxynitrides of refractory metals and silicon. Preferably, the barrier layer 26 includes Co, Ta, Ti, TiN, TaN, Si₃N₄, W_xN, Hf_yN, Mo_xN and/or compounds thereof.

- 30 Advantageously, since the barrier material does not interrupt the metal-to-metal path, the barrier material need not be highly conductive. Thus, the preferred embodiments advantageously enable an expanded selection of barrier materials, including materials that have a resistivity range from below 300 $\mu\Omega\text{-cm}$ to insulating barrier materials. Particularly preferred insulators are amorphous insulators.

- 35 The preferred method is a form of atomic layer deposition (ALD), whereby reactants are supplied to the workpiece in alternating pulses in a cycle. Preferably, each cycle forms no more than about one monolayer of lining

material by adsorption and preferably by chemisorption. The substrate temperature is kept within a window facilitating chemisorption. In particular, the substrate temperature is maintained at a temperature low enough to maintain intact chemical bonds between adsorbed species and the underlying surface, and to prevent decomposition of the reactant species. On the other hand, the substrate temperature is maintained at a high enough level to avoid 5 condensation of reactants and to provide the activation energy for the desired surface reactions in each phase. Of course, the appropriate temperature window for any given ALD reaction will depend upon the surface termination and reactant species involved.

Each pulse or phase of each cycle is preferably self-limiting in effect. In the example set forth below, each of 10 the phases are self-terminating (*i.e.*, an adsorbed and preferably chemisorbed monolayer is left with a surface non-reactive with the chemistry of that phase). An excess of reactant precursors is supplied in each phase to saturate the structure surfaces. Surface saturation ensures reactant occupation of all available reactive sites (subject to physical size restraints, as discussed in more detail below), while self-termination prevents excess film growth at locations subject to longer exposure to the reactants. Together, saturation and self-terminating chemistries ensure excellent step coverage of the first surfaces 12.

15 Figure 4 and Table 1 below illustrate an exemplary process. A gas flow sequence is represented in accordance with a particular embodiment, which is meant to be exemplary and not limiting. In the illustrated example, a conductive nitride, and more particularly a metal nitride, is formed by supplying the workpiece with a metal source gas alternately with a nitrogen source gas. The first or metal phase 107 of each cycle chemisorbs a layer of metal-containing material, desirably in the absence of the nitrogen source gas. The second or nitrogen phase 111 of each 20 cycle reacts or adsorbs a nitrogen-containing material on the deposited metal-containing layer, desirably in the absence of the metal source gas. It will be understood that, in other arrangements, the order of the phases can be reversed, and that the reactant removal or purge steps can be considered part of the preceding or subsequent reactant pulse.

Surfaces of the damascene structure upon which the lining material is to be formed (*i.e.*, the first surface 12, including the trench floor 13 but excluding the second surface 10) are initially terminated to provide a surface that is 25 reactive with the metal source gas. Reactants of the metal phase 107 can chemisorb upon oxide and nitride surfaces of some preferred damascene structure without separate surface termination.

Most preferably, the metal phase 107 is self-limiting, such that no more than about one atomic monolayer is deposited during the first phase. Desirably, a volatile metal source gas is provided in a pulse 104. Exemplary metal source gases include titanium tetrachloride (TiCl₄), tungsten hexafluoride (WF₆), tantalum pentachloride (TaCl₅), 30 tantalum pentaethoxide, tetrakis(dimethylamino)titanium, pentakis(dimethylamino)tantalum, copper chloride (CuCl) and copper hexafluoroacetylacetone vinyltrimethylsilane (Cu(HFAC)VTMS).

After a sufficient time for the metal source gas to diffuse into the bottom of the dual damascene contact via, shutting off the flow of the metal source gas ends the metal pulse 104. Preferably, carrier gas continues to flow in a purge step 106 until the metal source gas is purged from the chamber.

- During the pulse 104, the metal source gas reacts with exposed and selectively terminated surfaces of the workpiece to deposit or chemisorb a "monolayer" of metal-containing species. While theoretically the reactants will chemisorb at each available site on the exposed layer of the workpiece, physical size of the adsorbed species (particularly with terminating ligands) will generally limit coverage with each cycle to a fraction of a monolayer. In the 5 example of Table I below, the ALD process grows metal nitride layers at roughly 0.35 Å/cycle, such that a full monolayer effectively forms from material deposited approximately every 15 cycles for TiN, which has a bulk lattice parameter of about 4.2 Å. Each cycle is represented by a pair of metal source gas and nitrogen source gas pulses. "Monolayer," as used herein, therefore refers to a fraction of a monolayer during deposition, referring primarily to the self-limiting effect of the pulse 104.
- 10 In particular, the metal-containing species deposited/adsorbed upon the workpiece is self-terminating such that the surface will not further react with the metal source gas. In the example set forth below, $TiCl_4$ (Table I) leaves a monolayer of chloride-terminated titanium. WF_6 would leave a monolayer of fluorine-terminated tungsten. Similarly, other volatile metal halides will leave halide-terminated surfaces, and metal organics, such as tantalum pentaethoxide, tetrakis(dimethylamino)titanium, and pentakis(dimethylamino)tantalum, will leave surface terminated with organic 15 ligands. Such surfaces do not further react with the metal source or other constituents of the reactant flow during the metal source gas pulse 104. Because excess exposure to the reactants does not result in excess deposition, the chemistry during the metal phase 107 of the process is said to be self-limiting. Despite longer exposure to a greater concentration of reactants, deposition on upper surfaces of the workpiece does not exceed deposition on insulating surfaces near the via floor. As noted, the metal phase 107 preferably does not readily react with the second surface 20 10 (Figure 3).

In a second phase 111 of the cycle 115, a pulse 108 of a nitrogen source gas is then provided to the workpiece. In the illustrated examples, the nitrogen source gas comprises ammonia. Preferably, the second phase 111 is maintained for sufficient time to fully expose the monolayer of metal-containing species left by the first phase 107 to the nitrogen source gas. After a sufficient time for the nitrogen source gas to diffuse into the bottom of the dual 25 damascene contact via, shutting off the flow of the metal source gas ends the nitrogen pulse 108. Preferably, carrier gas continues to flow in a purge step 110 until the nitrogen source gas is purged from the chamber.

During the nitrogen pulse 108, the nitrogen source gas reacts with or chemisorbs upon the self-terminated metal monolayer left by the first phase 107 upon the first surface 12 (Figure 3). In the embodiment of Table I, this chemisorption comprises a saturative ligand-exchange reaction, replacing the halogen termination of the metal 30 monolayer with a nitrogen-containing species. In other arrangements, an intermediate getter or scavenging phase first removes the halogen termination of the metal monolayer prior to a nitrogen pulse. In this case, in a third phase the nitrogen-containing species reacts with adsorbs upon the metal left exposed by the getter phase. In either case, a metal nitride is thereby formed selectively upon the first surface 12, preferably in a single monolayer. Desirably, the process leaves a stoichiometric metal nitride. As discussed with respect to the metal phase 107, the monolayer need

not occupy all available sites, due the physical size of the adsorbed species. However, the second phase 111 also has a self-limiting effect.

In particular, the nitrogen source gas reacts with the metal-containing species chemisorbed onto the workpiece surface during the previous pulse of metal source gas. The reaction is also surface terminated, since 5 ammonia or other nitrogen source (e.g., hydrazine, N radicals, etc.) during the pulse 108 will not react with nitrogen and NH₃ tails terminating the metal nitride monolayer. Moreover, temperature and pressure conditions are arranged to avoid diffusion of ammonia through the metal monolayer to underlying materials. Despite longer exposure to a greater concentration of reactants in this saturative, self-limiting reaction phase 111, the thickness of the metal nitride formed on upper surfaces of the workpiece does not exceed the thickness of the metal nitride formed on insulating surfaces 10 near the via floor. Again, the second surface 10 is preferably non-reactive with the nitrogen pulse.

The metal phase 107 (including metal source pulse 104 and purge 106) and nitrogen phase 108 (including nitrogen source pulse 108 and purge 110) together define a cycle 115 that is repeated in an ALD process. After the initial cycle 115, a second cycle 115a is conducted, wherein a metal source gas pulse 104a is again supplied. The metal source gas chemisorbs a metal-containing species on the surface of the metal nitride formed in the previous 15 cycle 115. The metal-containing species readily react with the exposed surface, depositing another monolayer or fraction of a monolayer of metal-containing species and again leaving a self-terminated surface that does not further react with the metal source gas. Metal source gas flow 104a is stopped and purged 106a from the chamber, and (according to Table I) a second phase 111a of the second cycle 115a provides nitrogen source gas to nitridize the second metal monolayer. Alternatively, the nitrogen phase is preceded by an intermediate getter or scavenging phase.

20 The cycle 115a is repeated at least about 10 times, and more preferably at least about 20 times, until a sufficiently thick metal nitride is formed to serve a barrier function in the dual damascene structure. Advantageously, layers having a thickness of less than about 200 Å, and more preferably less than about 100 Å, can be formed with near perfect step coverage by the methods of the preferred embodiments. Step coverage relates to the ratio of insulating wall coverage near the bottom of the opening as compared to the upper surface of the substrate. As noted, 25 deposition preferably occurs selectively on the insulator surfaces 12, as compared to the conductive bottom surface 10.

In the subsequent steps, the opening 22, which is partially covered with a barrier layer 26, is filled with a conductive material 18 (Figure 2) using deposition techniques known in the art. As a result, a direct contact between the opening 22 filled with conductive material 18 and the underlying conductive layer 20 is created. Consequently, no 30 divergence or discontinuity exists between the two conductive levels, yielding a superior conductive behavior, regardless of the resistivity of the barrier material.

In a first embodiment, a method is disclosed for depositing a copper barrier layer in an opening in an insulating layer formed on a substrate.

An insulating layer is deposited on a substrate. The substrate can be a partly processed wafer or a pristine 35 wafer. The substrate is preferably a partly processed wafer. The insulating layer 14, 15 can be deposited on a

previously fabricated conductive circuit element 20, which can represent a lower metal level, a contact level or a transistor level. The insulating layer 14, 15 can comprise one of the materials noted above. In the illustrated embodiment, the insulating material comprises a form of silicon dioxide. The insulating layer 14, 15 is patterned, by lithography and dry etch step, such that an opening 22 is formed in the silicon dioxide layer using the dual damascene approach. The first sidewalls 12 of the opening 22 consist of silicon dioxide and second sidewalls 10 consist of conductive material 20. After the dry etch step, the substrate is cleaned. In a next step, the silicon dioxide layer is conditioned in such a way that ligands are formed on the silicon dioxide layer, e.g., a layer of silicon hydroxide is formed. To obtain this, the insulating layer(s) 14, 15 are exposed to a source of H or OH radicals, such as a wet atmosphere, OH or H plasma.

10 The first sidewall 12, i.e., the surface of the insulating layer 14, 15, reacts with hydrogen and OH radicals present in the plasma. The reaction is only limited to the surface of silicon dioxide exposed to the plasma. Once the entire surface of the first sidewall 12 is saturated with hydroxyl tails or ligands, reaction will spontaneously terminate. In the illustrated embodiment, the first sidewall 12, which comprises silicon dioxide, can also react with moisture present in the air. A spontaneous conditioning will take place.

15 When the conductive material is copper, the copper layer can be modified, such as by forming a sacrificial layer or ALD blocking layer thereover. As noted above, changes on the chemical structure of the copper layer should generally be removed prior to filling, either prior to or subsequent to lining with the barrier material. Furthermore, substances which are absorbed on the surface should be removed.

20 A TiN barrier layer 26 is selectively deposited using atomic layer deposition (ALD), based on the exchange of chemical groups during alternating pulses of reactants, each of which preferably form no more than about one monolayer of material. The substrate is brought in contact with $TiCl_4$ in the vapor phase, such that a reaction occurs between $TiCl_4$ and the hydroxyl groups present on the insulating material. Since no hydroxyl ligands are present on the second sidewall 10 of the opening 22, i.e. the sidewall 10 consisting essentially of conductive material, no chemical reaction will take place between the conductive layer and $TiCl_4$. The first reaction product forms a first layer on the 25 insulating surface. Next, a reaction occurs between NH_3 and the first reaction product, such that a second layer is formed. In the subsequent steps, the sequence of chemical reactions is repeated until a barrier layer with sufficient thickness is formed.

30 Table I below provides an exemplary process recipe for forming a TiN layer suitable for a barrier applications in dual damascene metallization schemes for ultra large scale integrated processing. The process recipe represents one cycle in a single-wafer process module. In particular, the illustrated parameters were developed for use in the single-wafer ALD module commercially available under the trade name Pulsar™ 2000, available commercially from ASM Microchemistry Ltd. of Finland.

35 Note that the parameters in the table below are exemplary only. Each process phase is desirably arranged to saturate at least the first surface 12 of the opening 22. Purge steps are arranged to remove reactants between reactive phases from the vias. Similar ALD processes have been determined to achieve better than 90% step coverage

in voids with aspect ratios of greater than about 20:1. In view of the disclosure herein, the skilled artisan can readily modify, substitute or otherwise alter deposition conditions for different reaction chambers and for different selected conditions to achieve saturated, self-terminating phases at acceptable deposition rates.

Advantageously, the ALD processes described herein are relatively insensitive to pressure and reactant concentration, as long as the reactant supply is sufficient to saturate the trench and via surfaces. Furthermore, the processes can operate at low temperatures. Workpiece temperature is preferably maintained throughout the process between about 200°C and 500°C to achieve relatively fast deposition rates while conserving thermal budgets during the back-end process. More preferably, the temperature is maintained between about 350°C and 400°C, and most preferably between about 380°C and 400°C. Pressure in the chamber can range from the milliTorr range to super-atmospheric, but is preferably maintained between about 1 Torr and 500 Torr, more preferably between about 10 Torr and 100 Torr.

TABLE I

Phase	Carrier Flow (slm)	Reactant	Reactant Flow (sccm)	Temperature (°C)	Pressure (Torr)	Time (sec)
metal source	400	TiCl ₄	20	400	10	.05
purge	400	--	--	400	10	0.8
nitrogen source	400	NH ₃	100	400	10	0.75
purge	400	--	--	400	10	1.0

Table I above presents parameters for ALD of a titanium nitride (TiN) barrier into trenches and contact vias of a dual damascene structure. As noted, the metal source gas comprises titanium tetrachloride (TiCl₄), the carrier gas comprises nitrogen (N₂) and the nitrogen source gas preferably comprises ammonia (NH₃).

In the first phase of the first cycle, TiCl₄ chemisorbs upon the first surfaces 12 (e.g., OH- or NH₃-terminated) of the dual damascene trenches and contact vias. The metal source gas preferably comprises a sufficient percentage of the carrier flow, given the other process parameters, to saturate the damascene surfaces. A monolayer of titanium complex is left upon the trench and via surfaces, and this monolayer is self-terminated with chloride. Advantageously, the lack of conditioning, or modification of conditioning, on the second surfaces 10 prevents adsorption or reaction of the TiCl₄ with the second surface.

Desirably, the reactor includes a catalyst to convert the metal source gas to a smaller and/or more reactive species. In the illustrated embodiment, the preferred reaction chamber comprises titanium walls, which advantageously convert TiCl₄ to TiCl₃. The smaller species readily diffuse into vias, occupy more reactive sites per

cycle and more readily chemisorb onto the active sites. Accordingly, the catalyst enables faster deposition rates. The skilled artisan will readily appreciate that other catalysts can be employed for other chemistries.

After the $TiCl_4$ flow is stopped and purged by continued flow of carrier gas, a pulse of NH_3 is supplied to the workpiece. Ammonia preferably comprises a sufficient percentage of the carrier flow, given the other process parameters, to saturate the surface of the metal-containing monolayer. The NH_3 readily reacts with the chloride-terminated surface of the metal monolayer in a ligand-exchange reaction, forming a monolayer of titanium nitride (TiN). The reaction is limited by the number of available metal chloride complexes previously chemisorbed. Neither ammonia nor the carrier gas further reacts with the resulting titanium nitride monolayer, and the monolayer is left with a nitrogen and NH_3 bridge termination. The preferred temperature and pressure parameters, moreover, inhibit diffusion of ammonia through the metal monolayer. Advantageously, the NH_3 reactant under these conditions does not react with the second surface 10, which, as noted, has no conditioning or has modified conditioning (e.g., blocking layer or sacrificial layer).

In the next cycle, the first phase introduces $TiCl_4$, which readily reacts with the surface of the titanium nitride monolayer, again leaving a chloride-terminated titanium layer. The second phase of the second cycle is then as described with respect to the first cycle. These cycles are repeated until the desired thickness of titanium nitride is formed.

In the illustrated embodiment, carrier gas continues to flow at a constant rate during both phases of each cycle. It will be understood, however, that reactants can be removed by evacuation of the chamber between alternating gas pulses. In one arrangement, the preferred reactor incorporates hardware and software to maintain a constant pressure during the pulsed deposition. The disclosures of U.S. Patent No. 4,747,367, issued May 31, 1988 to Posa and U.S. Patent No. 4,761,269, issued August 2, 1988 to Conger et al., are incorporated herein by reference.

Because the first surface reacts more readily with the (conditioned) first surface than with the (nonconditioned or modified) second surface, the above deposition is selective to the first surface.

Note that a partially selective surface can also accomplish the desired selective result. For example, some ALD processes will deposit at slower rates on metal as compared to insulators, particularly when the ALD process itself produces a competing etch reaction on metal. Similarly, other different materials can result in different deposition rates on a first surface as compared to a second surface. Thus, partially selective deposition results in a thicker layer on insulating surfaces as compared to metal surfaces. The process can be made fully selective by a subsequent isotropic etch that is timed to stop after the thinner layer on the second surface has been completely etched, resulting in some thinning of the desired layer on the first surface. Advantageously, an isotropic etch is more readily achieved and less damaging than an anisotropic etch, such as that disclosed in U.S. Patent No. 5,904,565.

In a next step, the opening 22, which includes a selective barrier layer 26 and an exposed second surface 10, can be filled with copper. After selective formation of the barrier layer, a seed layer may be desirable, depending upon the method to be employed for filling the dual damascene structure and the conductivity of the deposited barrier layer.

35 In the illustrated embodiment, a copper filler is desirably electroplated over the illustrated metal nitride barriers.

Accordingly, a highly conductive seed layer is preferably first formed over the barrier layer 26 and over the exposed second surface 10. As is known in the art, the seed layer preferably comprises a metal layer, more preferably copper, and can be deposited by any of a number of processes. For example, the seed layer can be formed by physical vapor deposition (PVD), e.g., sputtering, chemical vapor deposition (CVD) or atomic layer deposition (ALD). A CVD process 5 can be employed to deposit the seed layer with higher step coverage. Metal organic CVD (MOCVD) techniques are disclosed, for example, by Wolf et al., "Process and equipment simulation of copper chemical vapor deposition using Cu(HFAC)VTMS," *Microelectronic Engineering*, Vol. 45, No. 1, pp.15-27 (Feb. 1999), the disclosure of which is incorporated herein by reference. If the underlying barrier layer 26 is conductive, the seed layer can also be electroplated or electroless deposited thereover. In conjunction with high step coverage obtained in forming the prior 10 metal nitride barrier layer by ALD, such methods may be adequate for many dual damascene schemes.

Most preferably, the seed layer is also formed by ALD. The volume saved by high step coverage formation of one or more of the adhesion, barrier and seed layers thus contributes to a higher-conductivity line due to a greater volume available for the more conductive filler metal and increased chance of completely filling the contact vias and trenches.

15

TABLE II

Phase	Carrier Flow (slm)	Reactant	Reactant Flow (sccm)	Temperature (°C)	Pressure Torr)	Time (sec)
metal	400	CuCl	4	350	10	0.2
purge	400	--	--	350	10	0.5
reduce	400	TEB	40	350	10	0.2
purge	400	--	--	350	10	0.5

Table II above illustrates an ALD pure metal process. In alternating phases, copper chloride is first adsorbed and then reduced by TEB. Advantageously, copper chloride is a smaller reactive species compared to organic copper species, facilitating rapid and more complete saturation of reactive sites on the workpiece.

20

After formation of the seed layer, the opening is filled with a conductive material by electroless plating or by electroplating. Deposition proceeds to a thickness that is sufficient to complete the bottom-up fill of the openings.

25

The present invention is described by reference to several preferred embodiments in the foregoing description. It is apparent however that a person skilled in the art can imagine several other equivalent embodiments or other ways of practicing the present invention, the spirit and scope thereof being limited only by the terms of the appended claims.

WE CLAIM:

1. A method of selectively depositing a layer using an atomic layer deposition process, the method comprising:
 - 5 providing a deposition substrate comprising a first surface and a second surface, the first and second surfaces having different material compositions; and
 - selectively coating the first surface as compared to the second surface by repeatedly alternating exposure of the deposition substrate to at least two reactant fluids.
2. The method of Claim 1, wherein the first material comprises an insulating material that is selectively coated and the second material comprises a conductor.
- 10 3. The method of Claim 2, wherein the first surface defines an opening in an insulating layer within an integrated circuit and the second surface comprises a metal element exposed by the opening.
4. The method of Claim 2, wherein selectively coating comprises depositing a barrier material over the insulating material.
- 15 5. The method of Claim 4, wherein the barrier material is conductive and has a resistivity less than about 300 $\mu\Omega\text{-cm}$.
6. The method of Claim 4, wherein the barrier material comprises a metal nitride.
7. The method of Claim 6, wherein the barrier material comprises titanium nitride.
8. The method of Claim 4, wherein the barrier material is an insulator.
9. The method of Claim 1, further comprising conditioning at least the first surface for reaction with the reactant fluids.
- 20 10. The method of Claim 9, wherein conditioning comprises forming ligands selectively on the first surface.
11. The method of Claim 9, wherein conditioning comprises forming ligands on the first surface and the second surface and subsequently modifying the ligands on the second surface.
- 25 12. The method of Claim 11, wherein modifying the ligands comprises converting the ligands into a growth-blocking layer.
13. The method of Claim 11, wherein modifying the ligands comprises removing the ligands selectively from the second surface.
14. The method of Claim 13, wherein removing the ligands selectively comprises heating the substrate.
- 30 15. The method of Claim 14, wherein removing the ligands selectively further comprises exposing the substrate to a reducing ambient.
16. The method of Claim 14, wherein removing the ligands selectively further comprises subjecting the substrate to a vacuum.
17. The method of Claim 14, wherein removing the ligands selectively further comprises subjecting the 35 substrate to high pressure.

18. The method of Claim 13, wherein removing the ligands selectively comprises a chemical reduction.
19. The method of Claim 13, wherein removing the ligands comprises cleaning the second surface.
20. The method of Claim 9, wherein conditioning comprises exposing the substrate to moisture.
21. The method of Claim 9, wherein the first surface comprises a form of oxide and conditioning comprises exposing the substrate to a source H or OH radicals.
22. The method of Claim 9, wherein conditioning comprises forming ligands on the first surface selected from the group consisting of hydroxyl, cyano, NH₂, NH, fluoro, bromo, iodo, chloro, methyl, alkoxo, β -diketonato and isopropoxo.
23. The method of Claim 1, further comprising forming a sacrificial layer over the second surface prior to coating the first surface.
24. The method of Claim 23, wherein the sacrificial layer comprises a material susceptible to etching from exposure to the at least two reactant fluids.
25. The method of Claim 1, wherein providing comprises plasma etching an opening in an insulating layer to expose a metallic element, thereby producing the first surface on the insulating layer with conditioning ligands thereupon and the second surface on the metallic element without conditioning ligands thereupon.
26. A method of selectively forming a barrier layer over insulating sidewalls of an opening in a partially fabricated integrated circuit, comprising:
 - forming ligands over insulating surfaces of the partially fabricated integrated circuit, leaving conductive surfaces exposed; and
 - introducing vapor-phase reactants to react with the ligands over the insulating surfaces to selectively deposit a barrier material over the insulating surfaces.
27. The method of Claim 26, wherein introducing vapor-phase reactants comprises alternately introducing at least first and second vapor-phase reactants in an atomic layer deposition process.
28. The method of Claim 26, wherein the ligands are selected from the group consisting of hydroxyl, cyano, NH₂, NH, fluoro, bromo, iodo, chloro, methyl, alkoxo, β -diketonato, isopropoxo.
29. The method of Claim 26, further comprising removing the ligands from the conductive surfaces.
30. The method of Claim 29, wherein removing the ligands comprises reducing.
31. The method of Claim 26, wherein forming ligands comprises exposing the insulating surfaces to moisture.
32. The method of Claim 26, wherein forming ligands comprises forming hydroxyl tails.

1/3




FIG. 1




FIG. 2

2/3




FIG. 3

3/3




FIG. 4

INTERNATIONAL SEARCH REPORT

Int. Application No
PCT/US 00/23252

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L21/768 H01L23/532 H01L21/285 C23C16/00		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L C23C		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, PAJ, INSPEC		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	MARTENSSON P ET AL: "ATOMIC LAYER EPITAXY OF COPPER. GROWTH AND SELECTIVITY IN THE CU(II)-2,2,6,6-TETRAMETHYL-3,5-HEPTANEDION ATE/H ₂ PROCESS" JOURNAL OF THE ELECTROCHEMICAL SOCIETY, ELECTROCHEMICAL SOCIETY, MANCHESTER, NEW HAMPSHIRE, US, vol. 145, no. 8, August 1998 (1998-08), pages 2926-2931, XP000929578 ISSN: 0013-4651 the whole document	1
A	---	9,22
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
* Special categories of cited documents .		
A document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority (claims) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed		
T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *8* document member of the same patent family		
Date of the actual completion of the international search 12 December 2000		Date of mailing of the international search report 20/12/2000
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl. Fax: (+31-70) 340-3016		Authorized officer Micke, K

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 00/23252

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>MIN J -S ET AL: "CHEMICAL VAPOR DEPOSITION OF Ti-Si-N FILMS WITH ALTERNATING SOURCE SUPPLY" MATERIALS RESEARCH SOCIETY SYMPOSIUM PROCEEDINGS. VOL. 564, US, WARRENDALE, PA: MRS, vol. 564, 5 April 1999 (1999-04-05), pages 207-210, XP000873805 the whole document</p> <p>---</p> <p>RITALA M ET AL: "PERFECTLY CONFORMAL TIN AND Al2O3 FILMS DEPOSITED BY ATOMIC LAYER DEPOSITION" CHEMICAL VAPOR DEPOSITION, DE, VCH PUBLISHERS, WEINHEIM, vol. 5, no. 1, January 1999 (1999-01), pages 7-9, XP000803200 ISSN: 0948-1907 the whole document</p> <p>---</p> <p>US 5 879 459 A (GADGIL PRASAD N ET AL) 9 March 1999 (1999-03-09) column 3, line 5 - line 60; figure 1AB</p> <p>---</p> <p>KLAUS J W ET AL: "Atomic layer deposition of SiO₂ using catalyzed and uncatalyzed self-limiting surface reactions" SURFACE REVIEW AND LETTERS, JUNE-AUG. 1999, WORLD SCIENTIFIC, SINGAPORE, vol. 6, no. 3-4, pages 435-448, XP000972688 ISSN: 0218-625X page 441, left-hand column, paragraph 2 -page 442, left-hand column, paragraph 2 page 445, right-hand column, paragraph 2 -page 446, left-hand column, paragraph 3; figure 12</p> <p>---</p> <p>US 5 904 565 A (HSU SHENG TENG ET AL) 18 May 1999 (1999-05-18) cited in the application column 6, line 11 - line 22 column 9, line 34 -column 10, line 53; figures 2,3,15-18</p> <p>---</p> <p>DE 196 27 017 A (TOSHIBA KAWASAKI KK) 9 January 1997 (1997-01-09) column 3, line 36 - line 58 column 4, line 41 -column 5, line 20</p> <p>---</p>	1-4,6,7, 26,27
A		1-7,26, 27
A		1,9
A		1-3,9, 10,26
A		26
A		1,26

INTERNATIONAL SEARCH REPORT

Information on patent family members

Inten	Application No
PCT/US 00/23252	

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
US 5879459 A	09-03-1999	EP 1025278 A	09-08-2000	WO 9910558 A	04-03-1999
US 5904565 A	18-05-1999	EP 0892428 A	20-01-1999	JP 11087509 A	30-03-1999
		US 6023102 A	08-02-2000		
DE 19627017 A	09-01-1997	JP 9022896 A	21-01-1997	KR 236626 B	15-01-2000
		US 6013575 A	11-01-2000		

Basic Patent (Number,Kind,Date): FI 200000564 A0 20000310

Patent Family:

Patent Number	Kind	Date	Application Number	Kind	Date
AU 200068003	A5	20010319	AU 200068003	A	20000824
AU 200079257	A5	20010423	AU 200079257	A	20001012
AU 200079268	A5	20010423	AU 200079268	A	20001013
AU 200110884	A5	20010430	AU 200110884	A	20001016
AU 200112082	A5	20010430	AU 200112082	A	20001016
FI 9902233	A	20010416	FI 992233	A	19991015
FI 9902234	A	20010416	FI 992234	A	19991015
FI 9902235	A	20010416	FI 992235	A	19991015
FI 200000564	A	20010416	FI 2000564	A	20000310
FI 200000564	A0	20000310	FI 2000564	A	20000310 (Basic)
WO 200115220	A1	20010301	WO 2000US23252	A	20000824
WO 200127346	A1	20010419	WO 2000FI884	A	20001012
WO 200127347	A1	20010419	WO 2000FI895	A	20001013
WO 200129280	A1	20010426	WO 2000US28537	A	20001016
WO 200129891	A1	20010426	WO 2000US23213	A	20000824
WO 200129893	A1	20010426	WO 2000US28654	A	20001016

Priority Data:

Patent Number	Kind	Date
US 150486	P	19990824
US 159799	P	19991015
US 176944	P	20000118
WO 2000US23252	W	20000824
FI 992233	A	19991015
WO 2000FI884	W	20001012
FI 992234	A	19991015
WO 2000FI895	W	20001013
FI 992235	A	19991015
FI 2000564	A	20000310
US 176948	P	20000118
WO 2000US28537	W	20001016
US 175799	P	19991015

PATENT FAMILY:**Australia (AU)**

Patent (Number,Kind,Date): AU 200068003 A5 20010319

METHOD FOR BOTTOMLESS DEPOSITION OF BARRIER LAYERS IN INTEGRATED CIRCUIT METALLIZATION SCHEMES (English)

Patent Assignee: ASM INC

Author (Inventor): SATTA ALESSANDRA; MAEX KAREN; ELERS KAI-ERIK; SAANILA VILLE ANTERO; SOININEN PEKKA JUHA; HAUKKA SUVI P

Priority (Number,Kind,Date): US 150486 P 19990824; US 159799 P 19991015; US 176944 P 20000118; WO 2000US23252 W 20000824

Applic (Number,Kind,Date): AU 200068003 A 20000824

IPC: * H01L-021/768; H01L-023/532; H01L-021/285; C23C-016/00

CA Abstract No: * 134(13)187114R; 134(21)304079W; 134(22)318948R

Derwent WPI Acc No: * C 01-218475

Language of Document: English

Patent (Number,Kind,Date): AU 200079257 A5 20010423

METHOD OF MODIFYING SOURCE CHEMICALS IN AN ALD PROCESS (English)

Patent Assignee: ASM MICROCHEMISTRY OY

Author (Inventor): ELERS KAI-ERIK

Priority (Number,Kind,Date): FI 992233 A 19991015; WO 2000FI884 W 20001012

Applic (Number,Kind,Date): AU 200079257 A 20001012

IPC: * C23C-016/44; C23C-016/00; C30B-025/02; C30B-035/00

CA Abstract No: * 134(21)303341P; 134(21)304215N; 134(22)318948R

Language of Document: English

Patent (Number,Kind,Date): AU 200079268 A5 20010423

METHOD OF DEPOSITING TRANSITION METAL NITRIDE THIN FILMS (English)

Patent Assignee: ASM MICROCHEMISTRY OY

Author (Inventor): ELERS KAI-ERIK; HAUKKA SUVI PAIVIKKI; SAANILA VILLE ANTERO; KAIPIO SARI JOHANNA; SOININEN PEKKA JUHA

Priority (Number,Kind,Date): FI 992234 A 19991015; WO 2000FI895 W 20001013

Applic (Number,Kind,Date): AU 200079268 A 20001013

IPC: * C23C-016/44; C23C-016/00; C30B-025/02; H05K-003/00

CA Abstract No: * 134(21)303342Q; 134(21)304215N; 134(22)318948R

Language of Document: English

Patent (Number,Kind,Date): AU 200110884 A5 20010430

DEPOSITION OF TRANSITION METAL CARBIDES (English)

Patent Assignee: ASM INC

Author (Inventor): ELERS KAI-ERIK; HAUKKA SUVI P; SAANILA VILLE ANTERO; KAIPIO SARI JOHANNA; SOININEN PEKKA JUHA

Priority (Number,Kind,Date): FI 992233 A 19991015; FI 992234 A 19991015; FI 992235 A 19991015; FI 2000564 A 20000310; US 159799 P 19991015; US 176948 P 20000118; WO 2000US28537 W 20001016

Applic (Number,Kind,Date): AU 200110884 A 20001016

IPC: * C23C-016/32; H01L-021/00

CA Abstract No: * 134(13)187114R; 134(21)303341P; 134(21)303342Q; 134(21)304079W; 134(21)304215N; 134(22)318948R

Derwent WPI Acc No: * C 01-218475; C 01-308262; C 01-308263

Language of Document: English

Patent (Number,Kind,Date): AU 200112082 A5 20010430

METHOD FOR DEPOSITING NANOLAMINATE THIN FILMS ON SENSITIVE SURFACES (English)

Patent Assignee: ASM INC

Author (Inventor): ELERS KAI-ERIK; HAUKKA SUVI P; SAANILA VILLE ANTERO; KAIPIO SARI
JOHANNA; SOININEN PEKKA JUHA

Priority (Number,Kind,Date): FI 992233 A 19991015; FI 992234 A 19991015; FI 992235 A
19991015; FI 2000564 A 20000310; US 175799 P 19991015; US 176948 P 20000118; WO
2000US28654 W 20001016

Applic (Number,Kind,Date): AU 200112082 A 20001016

IPC: * H01L-021/768; H01L-021/285; C23C-016/00

CA Abstract No: * 134(21)303341P; 134(21)303342Q; 134(21)304215N; 134(22)318948R

Derwent WPI Acc No: * C 01-308262; C 01-308263

Language of Document: English

Finland (FI)

Patent (Number,Kind,Date): FI 9902233 A 20010416

MENETELMAE LAEHDEKEMIKAALIEN MUUNTAMISEKSI ALCVD-PROSESSISSA
FOERFARANDE FOER MODIFIERING AV UTGAANGSAEMNESKEMIKALIerna I EN ALCVD-
PROSESS (Swedish)

Patent Assignee: ASM MICROCHEMISTRY LTD (FI)

Author (Inventor): ELERS KAI-ERIK (FI)

Priority (Number,Kind,Date): FI 992233 A 19991015

Applic (Number,Kind,Date): FI 992233 A 19991015

IPC: * C23C-016/44

Language of Document: Finnish; Swedish

Patent (Number,Kind,Date): FI 9902234 A 20010416

MENETELMAE SIIRTYMAEMETALLINITRADIOHUTKALVOJEN KERROSTAMISEKSI
FOERFARANDE FOER FRAMSTAELLNING AV OEVERGAANGSMETALLNITRIDTUNNFILMER
(Swedish)

Patent Assignee: ASM MICROCHEMISTRY LTD (FI)

Author (Inventor): ELERS KAI-ERIK (FI); HAUKKA SUVI (FI); SAANILA VILLE (FI); KAIPIO
SARI (FI); SOININEN PEKKA (FI)

Priority (Number,Kind,Date): FI 992234 A 19991015

Applic (Number,Kind,Date): FI 992234 A 19991015

IPC: * C23C-016/44; C30B-025/02

Language of Document: Finnish; Swedish

Patent (Number,Kind,Date): FI 9902235 A 20010416

MENETELMAE ALKUAINEOHUTKALVOJEN KASVATTAMISEKSI FOERFARANDE FOER
FRAMSTAELLNING AV ELEMENTTUNNFILMER (Swedish)

Patent Assignee: ASM MICROCHEMISTRY LTD (FI)

Author (Inventor): ELERS KAI-ERIK (FI); SAANILA VILLE (FI); KAIPIO SARI (FI); SOININEN
PEKKA (FI)

Priority (Number,Kind,Date): FI 992235 A 19991015

Applic (Number,Kind,Date): FI 992235 A 19991015

IPC: * C23C-016/44; C30B-025/02

Language of Document: Finnish; Swedish

Patent (Number,Kind,Date): FI 200000564 A 20010416

MENETELMAE NANOLAMINAATTIEN VALMISTAMISEKSI FOERFARANDE FOER
FRAMSTAELLNING AV NANOLAMINATER (Swedish)

Patent Assignee: ASM MICROCHEMISTRY OY (FI)

Author (Inventor): ELERS KAI-ERIK (FI); SAANILA VILLE (FI); KAIPIO SARI (FI); SOININEN
PEKKA (FI)

Priority (Number,Kind,Date): FI 2000564 A 20000310; FI 992233 A 19991015; FI 992234 A

19991015; FI 992235 A 19991015

Applic (Number,Kind,Date): FI 2000564 A 20000310

IPC: * C23C-016/30

Language of Document: Finnish; Swedish

Patent (Number,Kind,Date): FI 200000564 A0 20000310

MENETELMAE NANOLAMINAATTIEN VALMISTAMISEKSI FOERFARANDE FOER
FRAMSTAELLNING AV NANOLAMINATER (Swedish)

Patent Assignee: ASM MICROCHEMISTRY OY (FI)

Author (Inventor): ELERS KAI-ERIK (FI); SAANILA ANTERO VILLE (FI); KAIPIO JOHANNA
SARI (FI); SOININEN JUHA PEKKA (FI)

Priority (Number,Kind,Date): FI 2000564 A 20000310; FI 992233 A 19991015; FI 992234 A
19991015; FI 992235 A 19991015

Applic (Number,Kind,Date): FI 2000564 A 20000310

IPC: * C25D

Language of Document: Finnish; Swedish

World Intellectual Property Organization, PCT (WO)

Patent (Number,Kind,Date): WO 200115220 A1 20010301

METHOD FOR BOTTOMLESS DEPOSITION OF BARRIER LAYERS IN INTEGRATED CIRCUIT
METALLIZATION SCHEMES (English)

Patent Assignee: ASM INC (US); SATTA ALESSANDRA (BE); MAEX KAREN (BE); ELERS KAI
ERIK (FI); SAANILA VILLE ANTERO (FI); SOININEN PEKKA JUHA (FI); HAUKKA SUIVI P (FI)

Author (Inventor): SATTA ALESSANDRA (BE); MAEX KAREN (BE); ELERS KAI-ERIK (FI);
SAANILA VILLE ANTERO (FI); SOININEN PEKKA JUHA (FI); HAUKKA SUIVI P (FI)

Priority (Number,Kind,Date): US 150486 P 19990824; US 159799 P 19991015; US 176944 P
20000118

Applic (Number,Kind,Date): WO 2000US23252 A 20000824

Designated States: (National) AE; AG; AL; AM; AT; AU; AZ; BA; BB; BG; BR; BY; BZ; CA; CH; CN;
CR; CU; CZ; DE; DE; DK; DK; DM; DZ; EE; EE; ES; FI; FI; GB; GD; GE; GH; GM; HR; HU; ID; IL;
IN; IS; JP; KE; KG; KP; KR; LZ; LR; LS; LT; LU; LV; MA; MD; MG; MK; MN; MW; MX; MZ;
NO; NZ; PL; PT; RO; RU; SD; SE; SG; SI; SK; SK; SL; TJ; TM; TR; TT; TZ; UA; UG; US; UZ; VN;
ZA; ZW (Regional) GH; GM; KE; LS; MW; MZ; SD; SL; SZ; TZ; UG; ZW; AM; AZ; BY; KG; KZ; MD;
RU; TJ; TM; AT; BE; CH; CY; DE; DK; ES; FI; FR; GB; GR; IE; IT; LU; MC; NL; PT; SE; BF; BJ; CF; CG;
CI; CM; GA; GN; GW; ML; MR; NE; SN; TD; TG

Filing Details: WO 130000 With international search report; Before expiration of time limit for amending
the claims and to be republished in the event of the receipt of the amendments

IPC: * H01L-021/768; H01L-023/532; H01L-021/285; C23C-016/00

CA Abstract No: * 134(13)187114R; 134(21)304079W; 134(22)318948R; 134(13)187114R

Derwent WPI Acc No: * C 01-218475; C 01-328500; C 01-328533; C 01-218475

Language of Document: English

Patent (Number,Kind,Date): WO 200127346 A1 20010419

METHOD OF MODIFYING SOURCE CHEMICALS IN AN ALD PROCESS (English)

Patent Assignee: ASM MICROCHEMISTRY OY (FI); ELERS KAI ERIK (FI)

Author (Inventor): ELERS KAI-ERIK (FI)

Priority (Number,Kind,Date): FI 992233 A 19991015

Applic (Number,Kind,Date): WO 2000FI1884 A 20001012

Designated States: (National) AE; AG; AL; AM; AT; AT; AU; AZ; BA; BB; BG; BR; BY; BZ; CA; CH;
CN; CR; CU; CZ; DE; DE; DK; DK; DM; DZ; EE; EE; ES; FI; FI; GB; GD; GE; GH; GM; HR; HU; ID;
IL; IN; IS; JP; KE; KG; KP; KR; LZ; LR; LS; LT; LU; LV; MA; MD; MG; MK; MN; MW; MX;
MZ; NO; NZ; PL; PT; RO; RU; SD; SE; SG; SI; SK; SK; SL; TJ; TM; TR; TT; TZ; UA; UG; US; UZ; VN;
ZA; ZW (Regional) GH; GM; KE; LS; MW; MZ; SD; SL; SZ; TZ; UG; ZW; AM; AZ; BY; KG; KZ;

MD; RU; TJ; TM; AT; BE; CH; CY; DE; DK; ES; FI; FR; GB; GR; IE; IT; LU; MC; NL; PT; SE; BF; BJ; CF; CG; CI; CM; GA; GN; GW; ML; MR; NE; SN; TD; TG

Filing Details: WO 100000 With international search report

IPC: * C23C-016/44; C23C-016/00; C30B-025/02; C30B-035/00

CA Abstract No: * 134(21)303341P; 134(21)304215N; 134(22)318948R; 134(21)303341P

Derwent WPI Acc No: * C 01-308262; C 01-328500; C 01-308262

Language of Document: English

Patent (Number,Kind,Date): WO 200127347 A1 20010419

METHOD OF DEPOSITING TRANSITION METAL NITRIDE THIN FILMS (English)

Patent Assignee: ASM MICROCHEMISTRY OY (FI); ELERS KAI ERIK (FI); HAUKKA SUVI PAEIVIKKI (FI); SAANILA VILLE ANTERO (FI); KAIPIO SARI JOHANNA (FI); SOININEN PEKKA JUHA (FI)

Author (Inventor): ELERS KAI-ERIK (FI); HAUKKA SUVI PAEIVIKKI (FI); SAANILA VILLE ANTERO (FI); KAIPIO SARI JOHANNA (FI); SOININEN PEKKA JUHA (FI)

Priority (Number,Kind,Date): FI 992234 A 19991015

Applic (Number,Kind,Date): WO 2000FI895 A 20001013

Designated States: (National) AE; AG; AL; AM; AT; AU; AZ; BA; BB; BG; BR; BY; BZ; CA; CH; CN; CR; CU; CZ; DE; DE; DK; DK; DM; DZ; EE; EE; ES; FI; FI; GB; GD; GE; GH; GM; HR; HU; ID; IL; IN; IS; JP; KE; KG; KP; KR; KR; KZ; LC; LK; LR; LS; LT; LU; LV; MA; MD; MG; MK; MN; MW; MX; MZ; NO; NZ; PL; PT; RO; RU; SD; SE; SG; SI; SK; SK; SL; TJ; TM; TR; TT; TZ; UA; UG; US; UZ; VN; YU; ZA; ZW (Regional) GH; GM; KE; LS; MW; MZ; SD; SL; SZ; TZ; UG; ZW; AM; AZ; BY; KG; KZ; MD; RU; TJ; TM; AT; BE; CH; CY; DE; DK; ES; FI; FR; GB; GR; IE; IT; LU; MC; NL; PT; SE; BF; BJ; CF; CG; CI; CM; GA; GN; GW; ML; MR; NE; SN; TD; TG

Filing Details: WO 100000 With international search report

IPC: * C23C-016/44; C23C-016/00; C30B-025/02; H05K-003/00

CA Abstract No: * 134(21)303342Q; 134(21)304215N; 134(22)318948R; 134(21)303342Q

Derwent WPI Acc No: * C 01-308263; C 01-328500; C 01-308263

Language of Document: English

Patent (Number,Kind,Date): WO 200129280 A1 20010426

DEPOSITION OF TRANSITION METAL CARBIDES (English)

Patent Assignee: ASM INC (US); ELERS KAI ERIK (FI); HAUKKA SUVI P (FI); SAANILA VILLE ANTERO (FI); KAIPIO SARI JOHANNA (FI); SOININEN PEKKA JUHA (FI)

Author (Inventor): ELERS KAI-ERIK (FI); HAUKKA SUVI P (FI); SAANILA VILLE ANTERO (FI); KAIPIO SARI JOHANNA (FI); SOININEN PEKKA JUHA (FI)

Priority (Number,Kind,Date): FI 992233 A 19991015; FI 992234 A 19991015; FI 992235 A 19991015; FI 2000564 A 20000310; US 159799 P 19991015; US 176948 P 20000118

Applic (Number,Kind,Date): WO 2000US28537 A 20001016

Designated States: (National) AE; AG; AL; AM; AT; AU; AZ; BA; BB; BG; BR; BY; BZ; CA; CH; CN; CR; CU; CZ; DE; DE; DK; DK; DM; DZ; EE; EE; ES; FI; FI; GB; GD; GE; GH; GM; HR; HU; ID; IL; IN; IS; JP; KE; KG; KP; KR; KR; KZ; LC; LK; LR; LS; LT; LU; LV; MA; MD; MG; MK; MN; MW; MX; MZ; NO; NZ; PL; PT; RO; RU; SD; SE; SG; SI; SK; SK; SL; TJ; TM; TR; TT; TZ; UA; UG; US; UZ; VN; YU; ZA; ZW (Regional) GH; GM; KE; LS; MW; MZ; SD; SL; SZ; TZ; UG; ZW; AM; AZ; BY; KG; KZ; MD; RU; TJ; TM; AT; BE; CH; CY; DE; DK; ES; FI; FR; GB; GR; IE; IT; LU; MC; NL; PT; SE; BF; BJ; CF; CG; CI; CM; GA; GN; GW; ML; MR; NE; SN; TD; TG

Filing Details: WO 100000 With international search report

IPC: * C23C-016/32; H01L-021/00

CA Abstract No: ; 134(22)318948R

Derwent WPI Acc No: ; C 01-328500

Language of Document: English

Patent (Number,Kind,Date): WO 200129891 A1 20010426

CONFORMAL LINING LAYERS FOR DAMASCENE METALLIZATION (English)

Patent Assignee: ASM INC (US)
 Author (Inventor): RAAIJMAKERS IVO; HAUKKA SUIV P; GRANNEMAN ERNST H A; SAANILA VILLE ANTERO; SOININEN PEKKA JUHA; ELERS KAI-ERIK
 Priority (Number,Kind,Date): US 159799 P 19991015; US 176944 P 20000118
 Applic (Number,Kind,Date): WO 2000US23213 A 20000824
 Designated States: (National) JP; KR (Regional) AT; BE; CH; CY; DE; DK; ES; FI; FR; GB; GR; IE; IT; LU; MC; NL; PT; SE
 Filing Details: WO 120000 With international search report; With amended claims and statement
 IPC: * H01L-021/768; H01L-023/532; C23C-016/00
 CA Abstract No: ; 134(21)304079W
 Derwent WPI Acc No: ; C 01-328533
 Language of Document: English
 Patent (Number,Kind,Date): WO 200129893 A1 20010426
 METHOD FOR DEPOSITING NANOLAMINATE THIN FILMS ON SENSITIVE SURFACES (English)
 Patent Assignee: ASM INC (US); ELERS KAI ERIK (FI); HAUKKA SUIV P (FI); SAANILA VILLE ANTERO (FI); KAIPIO SARI JOHANNA (FI); SOININEN PEKKA JUHA (FI)
 Author (Inventor): ELERS KAI-ERIK (FI); HAUKKA SUIV P (FI); SAANILA VILLE ANTERO (FI); KAIPIO SARI JOHANNA (FI); SOININEN PEKKA JUHA (FI)
 Priority (Number,Kind,Date): FI 992233 A 19991015; FI 992234 A 19991015; FI 992235 A 19991015; FI 2000564 A 20000310; US 175799 P 19991015; US 176948 P 20000118
 Applic (Number,Kind,Date): WO 2000US28654 A 20000106
 Designated States: (National) AE; AG; AL; AM; AT; AT; AU; AZ; BA; BB; BG; BR; BY; BZ; CA; CH; CN; CR; CU; CZ; DE; DE; DK; DK; DM; DZ; EE; EE; ES; FI; FI; GB; GD; GE; GH; GM; HR; HU; ID; IL; IN; IS; JP; KE; KG; KP; KR; KR; KZ; LC; LK; LR; LS; LT; LU; LV; MA; MD; MG; MK; MN; MW; MX; MZ; NO; NZ; PL; PT; RO; RU; SD; SE; SG; SI; SK; SK; SL; TJ; TM; TR; TT; TZ; UA; UG; US; UZ; VN; YU; ZA; ZW (Regional) GH; GM; KE; LS; MW; MZ; SD; SL; SZ; TZ; UG; ZW; AM; AZ; BY; KG; KZ; MD; RU; TJ; TM; AT; BE; CH; CY; DE; DK; ES; FI; FR; GB; GR; IE; IT; LU; MC; NL; PT; SE; BF; BJ; CF; CG; CI; CM; GA; GN; GW; ML; MR; NE; SN; TD; TG
 Filing Details: WO 130000 With international search report; Before expiration of time limit for amending the claims and to be republished in the event of the receipt of the amendments
 IPC: * H01L-021/768; H01L-021/285; C23C-016/00
 CA Abstract No: * 134(21)303341P; 134(21)303342Q; 134(21)304215N; 134(22)318948R; 134(21)304215N
 Derwent WPI Acc No: * C 01-308262; C 01-308263; C 01-328500
 Language of Document: English

World Intellectual Property Organization, PCT (WO) - Legal Status

Number	Type	Date	Code	Text	
WO 200115220	P	19990824	WO AA	PRIORITY CLAIMED	
				US 150486 P 19990824	
WO 200115220	P	19991015	WO AA	PRIORITY CLAIMED	
				US 159799 P 19991015	
WO 200115220	P	20000118	WO AA	PRIORITY CLAIMED	
				US 176944 P 20000118	
WO 200115220	P	20000824	WO AE	APPLICATION DATA	(APPL. DATA)

			WO 2000US23252 A 20000824	
WO 200115220	P	20010301 WO AK	DESIGNATED STATES CITED IN A PUBLISHED APPLICATION WITH SEARCH REPORT	(DESIGNATED STATES CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)
			AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ CZ DE DE DK DK DM DZ EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW	
WO 200115220	P	20010301 WO AL	DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPLICATION WITH SEARCH REPORT	(DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)
			GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG	
WO 200115220	P	20010301 WO A1	PUBLICATION OF THE INTERNATIONAL APPLICATION WITH THE INTERNATIONAL SEARCH REPORT	(PUB. OF THE INTERNATIONAL APPL. WITH THE INTERNATIONAL SEARCH REPORT)
WO 200115220	P	20010425 WO 121	EP: THE EPO HAS BEEN INFORMED BY WIPO THAT EP WAS DESIGNATED IN THIS APPLICATION	
WO 200115220	P	20010531 WO DFPE	REQUEST FOR PRELIMINARY EXAMINATION FILED PRIOR TO EXPIRATION OF 19TH MONTH FROM PRIORITY DATE	
WO 200127346	P	19991015 WO AA	PRIORITY (PATENT) FI 992233 A 19991015	
WO 200127346	P	20001012 WO AE	APPLICATION DATA	(APPL. DATA)
WO 200127346	P	20010419 WO AK	WO 2000FI884 A 20001012 DESIGNATED STATES CITED IN A PUBLISHED APPLICATION WITH SEARCH REPORT	(DESIGNATED STATES CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)
			AE AG AL AM AT AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ CZ DE	

DE DK DK DM DZ EE EE ES FI FI GB GD
GE GH GM HR HU ID IL IN IS JP KE KG
KP KR KR KZ LC LK LR LS LT LU LV
MA MD MG MK MN MW MX MZ NO NZ
PL PT RO RU SD SE SG SI SK SK SL TJ
TM TR TT TZ UA UG US UZ VN YU ZA
ZW

WO P 20010419 WO
200127346 AL DESIGNATED COUNTRIES FOR
REGIONAL PATENTS CITED IN A
PUBLISHED APPLICATION WITH
SEARCH REPORT
(DESIGNATED
COUNTRIES FOR
REGIONAL PATENTS
CITED IN A PUBLISHED
APPL. WITH SEARCH
REPORT)

GH GM KE LS MW MZ SD SL SZ TZ UG
ZW AM AZ BY KG KZ MD RU TJ TM AT
BE CH CY DE DK ES FI FR GB GR IE IT
LU MC NL PT SE BF BJ CF CG CI CM GA
GN GW ML MR NE SN TD TG

WO P 20010419 WO
200127346 A1 PUBLICATION OF THE
INTERNATIONAL APPLICATION WITH
THE INTERNATIONAL SEARCH
REPORT
(PUB. OF THE
INTERNATIONAL APPL.
WITH THE
INTERNATIONAL
SEARCH REPORT)

WO P 20010613 WO
200127346 121 EP: THE EPO HAS BEEN INFORMED BY
WIPO THAT EP WAS DESIGNATED IN
THIS APPLICATION

WO P 20010830 WO
200127346 DFPE REQUEST FOR PRELIMINARY
EXAMINATION FILED PRIOR TO
EXPIRATION OF 19TH MONTH FROM
PRIORITY DATE

WO P 19991015 WO
200127347 AA PRIORITY (PATENT)
FI 992234 A 19991015

WO P 20001013 WO
200127347 AE APPLICATION DATA
(APPL. DATA)

WO P 20010419 WO
200127347 AK DESIGNATED STATES CITED IN A
PUBLISHED APPLICATION WITH
SEARCH REPORT
(DESIGNATED STATES
CITED IN A PUBLISHED
APPL. WITH SEARCH
REPORT)

AE AG AL AM AT AT AU AZ BA BB BG
BR BY BZ CA CH CN CR CU CZ CZ DE
DE DK DK DM DZ EE EE ES FI FI GB GD
GE GH GM HR HU ID IL IN IS JP KE KG
KP KR KR KZ LC LK LR LS LT LU LV
MA MD MG MK MN MW MX MZ NO NZ
PL PT RO RU SD SE SG SI SK SK SL TJ
TM TR TT TZ UA UG US UZ VN YU ZA

			ZW	
WO 200127347	P	20010419 WO AL	DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPLICATION WITH SEARCH REPORT	(DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)
			GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG	
WO 200127347	P	20010419 WO A1	PUBLICATION OF THE INTERNATIONAL APPLICATION WITH THE INTERNATIONAL SEARCH REPORT	(PUB. OF THE INTERNATIONAL APPL. WITH THE INTERNATIONAL SEARCH REPORT)
WO 200127347	P	20010613 WO 121	EP: THE EPO HAS BEEN INFORMED BY WIPO THAT EP WAS DESIGNATED IN THIS APPLICATION	
WO 200127347	P	20010816 WO DFPE	REQUEST FOR PRELIMINARY EXAMINATION FILED PRIOR TO EXPIRATION OF 19TH MONTH FROM PRIORITY DATE	
WO 200129280	P	19991015 WO AA	PRIORITY (PATENT) FI 992233 A 19991015	
WO 200129280	P	19991015 WO AA	PRIORITY (PATENT) FI 992234 A 19991015	
WO 200129280	P	19991015 WO AA	PRIORITY (PATENT) FI 992235 A 19991015	
WO 200129280	P	19991015 WO AA	PRIORITY CLAIMED US 159799 P 19991015	
WO 200129280	P	20000118 WO AA	PRIORITY CLAIMED US 176948 P 20000118	
WO 200129280	P	20000310 WO AA	PRIORITY (PATENT) FI 2000564 A 20000310	
WO 200129280	P	20001016 WO AE	APPLICATION DATA WO 2000US28537 A 20001016	(APPL. DATA)
WO	P	20010426 WO	DESIGNATED STATES CITED IN A	(DESIGNATED STATES)

200129280	AK	PUBLISHED APPLICATION WITH SEARCH REPORT	CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)
		AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ CZ DE DE DK DK DM DZ EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW	
WO P 200129280	20010426 AL	DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPLICATION WITH SEARCH REPORT	(DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)
		GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG	
WO P 200129280	20010426 WO A1	PUBLICATION OF THE INTERNATIONAL APPLICATION WITH THE INTERNATIONAL SEARCH REPORT	(PUB. OF THE INTERNATIONAL APPL. WITH THE INTERNATIONAL SEARCH REPORT)
WO P 200129280	20010620 WO 121	EP: THE EPO HAS BEEN INFORMED BY WIPO THAT EP WAS DESIGNATED IN THIS APPLICATION	
WO P 200129280	20010816 WO DFPE	REQUEST FOR PRELIMINARY EXAMINATION FILED PRIOR TO EXPIRATION OF 19TH MONTH FROM PRIORITY DATE	
WO P 200129891	19991015 WO AA	PRIORITY CLAIMED US 159799 P 19991015	
WO P 200129891	20000118 WO AA	PRIORITY CLAIMED US 176944 P 20000118	
WO P 200129891	20000824 WO AE	APPLICATION DATA WO 2000US23213 A 20000824	(APPL. DATA)
WO P 200129891	20010426 WO AK	DESIGNATED STATES CITED IN A PUBLISHED APPLICATION WITH SEARCH REPORT	(DESIGNATED STATES CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)

JP KR

WO 200129891	P	20010426 WO AL	DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPLICATION WITH SEARCH REPORT	(DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)
			AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE	
WO 200129891	P	20010426 WO A1	PUBLICATION OF THE INTERNATIONAL APPLICATION WITH THE INTERNATIONAL SEARCH REPORT	(PUB. OF THE INTERNATIONAL APPL. WITH THE INTERNATIONAL SEARCH REPORT)
WO 200129891	P	20010620 WO 121	EP: THE EPO HAS BEEN INFORMED BY WIPO THAT EP WAS DESIGNATED IN THIS APPLICATION	
WO 200129893	P	19991015 WO AA	PRIORITY (PATENT) FI 992233 A 19991015	
WO 200129893	P	19991015 WO AA	PRIORITY (PATENT) FI 992234 A 19991015	
WO 200129893	P	19991015 WO AA	PRIORITY (PATENT) FI 992235 A 19991015	
WO 200129893	P	19991015 WO AA	PRIORITY CLAIMED	
WO 200129893	P	20000118 WO AA	US 175799 P 19991015	
WO 200129893	P	20000118 WO AA	PRIORITY CLAIMED	
WO 200129893	P	20000310 WO AA	US 176948 P 20000118	
WO 200129893	P	20000310 WO AA	PRIORITY (PATENT)	
WO 200129893	P	20001016 WO AE	FI 2000564 A 20000310 APPLICATION DATA	(APPL. DATA)
WO 200129893	P	20010426 WO AK	WO 2000US28654 A 20001016 DESIGNATED STATES CITED IN A PUBLISHED APPLICATION WITH SEARCH REPORT	(DESIGNATED STATES CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)
			AE AG AL AM AT AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ CZ DE DE DK DK DM DZ EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG	

KP KR KR KZ LC LK LR LS LT LU LV
MA MD MG MK MN MW MX MZ NO NZ
PL PT RO RU SD SE SG SI SK SK SL TJ
TM TR TT TZ UA UG US UZ VN YU ZA
ZW

WO	P	20010426	WO	DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPLICATION WITH SEARCH REPORT	(DESIGNATED COUNTRIES FOR REGIONAL PATENTS CITED IN A PUBLISHED APPL. WITH SEARCH REPORT)
200129893			AL		
WO	P	20010426	WO	GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG	(PUB. OF THE INTERNATIONAL APPL. WITH THE INTERNATIONAL SEARCH REPORT)
200129893			A1	PUBLICATION OF THE INTERNATIONAL APPLICATION WITH THE INTERNATIONAL SEARCH REPORT	
WO	P	20010620	WO	EP: THE EPO HAS BEEN INFORMED BY WIPO THAT EP WAS DESIGNATED IN THIS APPLICATION	
200129893			121		
WO	P	20010802	WO	REQUEST FOR PRELIMINARY EXAMINATION FILED PRIOR TO EXPIRATION OF 19TH MONTH FROM PRIORITY DATE	
200129893			DFPE		

INPADOC/Family and Legal Status

© 2001 European Patent Office. All rights reserved.

Dialog® File Number 345 Accession Number 16705149